

Joeri de Ruiter (SURF), Caspar Schutijser (SIDN Labs) www.2stic.nl

Next-generation internet at terabit speed: SCION in P4



A new internet architecture in P4

- P4 for the Intel Tofino
- on switch hardware and evaluate performance



• We implemented the SCION internet architecture in

• Determine feasibility of running a new architecture



- networks
- Gaining momentum
- Path-aware networking
 - -Paths contained in message headers

SCION

Scalability, control, and isolation on next-generation

-Authenticated using Message Authentication Codes (MACs)





Some challenges

- Tofino
- Protocol not designed for hardware -Complex headers

No support for cryptographic operations in Intel





No cryptographic operations

- values
- -In the SCION control plane
- -At the switch
- Invalid entries removed

MACs verified using table containing all currently valid

Populated from control plane when MACs are generated





Complex header fields

- For example: forwarding path consisted of nested lists
- Flattening the structure provides for more efficient parsing









Lessons learned

- When designing a protocol with hardware in mind
 - -use explicit lengths
 - -do not use absolute offsets
 - -limit the usage of variable length fields

-do not use complex data structures such as nested lists





Evaluation

- Edgecore switches with 32 100 Gbps ports
- ran on switches
- Tested performance using packet generator for different path lengths
 - -Achieved near line-rate for almost all tested path lengths

Tested functionality with topology where all border routers





Conclusion

- SCION can be implemented for switch hardware and run on high speeds
- Several lessons learned regarding protocol design
- Future work
 - Support for protocol error handling and additional SCION-related protocols
 - More extensive performance analysis

Code is open source and available at github.com/SIDN/p4-scion



